

Day : Friday
Date: 3/16/2007


PALM INTRANET

Time: 09:46:06

Inventor Name Search Result

Your Search was:

Last Name = NEJAD

First Name = MOHAMMAD

Application#	Patent#	Status	Date Filed	Title	Inventor Name
10349450	Not Issued	41	01/22/2003	Signal line selection and polarity change of natural bit ordering in high-speed serial bit stream multiplexing and demultiplexing integrated circuits	NEJAD, MOHAMMAD
10361255	Not Issued	41	02/10/2003	High-speed serial bit stream multiplexing and demultiplexing integrated circuits	NEJAD, MOHAMMAD
10361463	Not Issued	41	02/10/2003	Source centered clock supporting quad 10 GBPS serial interface	NEJAD, MOHAMMAD
10448640	6943587	150	05/30/2003	SWITCHABLE POWER DOMAINS FOR 1.2V AND 3.3V PAD VOLTAGES	NEJAD, MOHAMMAD
10602227	Not Issued	30	06/24/2003	Multi-stage multiplexing chip set having switchable forward/reverse clock relationship	NEJAD, MOHAMMAD
10609058	Not Issued	30	06/28/2003	Symmetrical clock distribution in multi-stage high speed data conversion circuits	NEJAD, MOHAMMAD
11078151	7098692	150	03/11/2005	SWITCHABLE POWER DOMAINS FOR 1.2V AND 3.3V PAD VOLTAGES	NEJAD, MOHAMMAD
60401732	Not Issued	159	08/06/2002	High-speed serial bit stream multiplexing and demultiplexing integrated circuits	NEJAD, MOHAMMAD
60401735	Not Issued	159	08/06/2002	Source centered clock supporting quad 10 GBPS serial interface	NEJAD, MOHAMMAD
08924028	5950115	150	08/29/1997	GHZ TRANSCEIVER PHASE LOCK LOOP HAVING AUTOFREQUENCY LOCK CORRECTION	NEJAD, MOHAMMAD S.
10353438	Not	41	01/29/2003	Eye monitoring and	NEJAD,

	Issued			reconstruction using CDR and sub-sampling ADC	MOHAMMAD SARHANG
60416931	Not Issued	159	10/08/2002	Eye monitoring and reconstruction using CDR and sub-sampling ADC	NEJAD, MOHAMMAD SARHANG

Inventor Search Completed: No Records to Display.

Search Another: Inventor

Last Name	First Name	
<input type="text" value="NEJAD"/>	<input type="text" value="MOHAMMAD"/>	<input type="button" value="Search"/>

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Day : Friday
Date: 3/16/2007


PALM INTRANET

Time: 09:46:28

Inventor Name Search Result

Your Search was:

Last Name = GHIASI

First Name = ALI

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<u>09650715</u>	6546345	150	08/30/2000	SYSTEM AND METHOD FOR MEASURING EXTINCTION RATIO AND DETERMINISTIC JITTER	GHIASI, ALI
<u>10361255</u>	Not Issued	41	02/10/2003	High-speed serial bit stream multiplexing and demultiplexing integrated circuits	GHIASI, ALI
<u>10361463</u>	Not Issued	41	02/10/2003	Source centered clock supporting quad 10 GBPS serial interface	GHIASI, ALI
<u>10390490</u>	Not Issued	41	03/17/2003	Loop back testing structure for high-speed serial bit stream TX and RX chip set	GHIASI, ALI
<u>10390495</u>	Not Issued	80	03/17/2003	Conditioning circuit that spectrally shapes a serviced bit stream	GHIASI, ALI
<u>10393613</u>	Not Issued	95	03/21/2003	BIT STREAM CONDITIONING CIRCUIT HAVING OUTPUT PRE-EMPHASIS	GHIASI, ALI
<u>10393639</u>	Not Issued	30	03/21/2003	Natural data ordering of a multiplexed high speed bit stream	GHIASI, ALI
<u>10417990</u>	Not Issued	61	04/17/2003	Bit stream linear equalizer with AGC loop	GHIASI, ALI
<u>10418009</u>	Not Issued	41	04/17/2003	Bit stream conditioning circuit having adjustable input sensitivity	GHIASI, ALI
<u>10418035</u>	Not Issued	41	04/17/2003	Bit stream conditioning circuit having adjustable PLL bandwidth	GHIASI, ALI
<u>10602226</u>	Not Issued	30	06/24/2003	Multi-stage high speed bit stream demultiplexer chip set having switchable master/slave relationship	GHIASI, ALI
<u>10602227</u>	Not	30	06/24/2003	Multi-stage multiplexing chip set	GHIASI, ALI

	Issued			having switchable forward/reverse clock relationship	
<u>10625438</u>	Not Issued	71	07/23/2003	Multiple high-speed bit stream interface circuit	GHIASI, ALI
<u>10767729</u>	Not Issued	30	01/30/2004	Method of monitoring the quality of a communications channel	GHIASI, ALI
<u>10767748</u>	Not Issued	30	01/30/2004	System for monitoring the quality of a communications channel with mirror receivers	GHIASI, ALI
<u>10779001</u>	Not Issued	71	02/13/2004	Method and system for onboard bit error rate (BER) estimation in a port bypass controller	GHIASI, ALI
<u>10779232</u>	Not Issued	41	02/13/2004	Method and system for robust elastic FIFO (EFIFO) in a port bypass controller	GHIASI, ALI
<u>10779233</u>	Not Issued	30	02/13/2004	Method and system for LIPf7 origination detection and LIPf8 suppression in a port bypass controller	GHIASI, ALI
<u>10779234</u>	Not Issued	30	02/13/2004	Method and system for seamless dual switching in a port bypass controller	GHIASI, ALI
<u>11268246</u>	Not Issued	30	11/07/2005	Method and system for optimum channel equalization from a SerDes to an optical module	GHIASI, ALI
<u>11491628</u>	Not Issued	30	07/24/2006	Method and system for speed negotiation for twisted pair links using intelligent E-FIFO in fibre channel systems	GHIASI, ALI
<u>11491629</u>	Not Issued	30	07/24/2006	Method and system for speed negotiation for twisted pair links in fibre channel systems	GHIASI, ALI
<u>60397599</u>	Not Issued	159	07/22/2002	High-speed serial bit stream interface and circuitry for supporting such interface	GHIASI, ALI
<u>60398741</u>	Not Issued	159	07/26/2002	High-speed serial bit stream interface and circuitry for supporting such interface	GHIASI, ALI
<u>60401708</u>	Not Issued	159	08/06/2002	Loop back testing structure for high-speed serial bit stream TX and RX chip set	GHIASI, ALI
<u>60401732</u>	Not Issued	159	08/06/2002	High-speed serial bit stream multiplexing and demultiplexing integrated circuits	GHIASI, ALI
<u>60401733</u>	Not	159	08/06/2002	Natural data ordering of a	GHIASI, ALI

	Issued			multiplexed high speed bit stream	
<u>60401735</u>	Not Issued	159	08/06/2002	Source centered clock supporting quad 10 GBPS serial interface	GHIASI, ALI
<u>60529143</u>	Not Issued	159	12/12/2003	Method and system for robust elastic FIFO in a port bypass controller	GHIASI, ALI
<u>60529145</u>	Not Issued	159	12/12/2003	Method and system for onboard BER estimation in a port bypass controller	GHIASI, ALI
<u>60529200</u>	Not Issued	159	12/12/2003	Method and system for seamless double switching in a port bypass controller	GHIASI, ALI
<u>60529421</u>	Not Issued	159	12/12/2003	Method and system for LIPF7 origination detection and LIPF8 suppression in a port bypass controller	GHIASI, ALI
<u>60741789</u>	Not Issued	159	12/02/2005	Method and system for speed negotiation for twisted pair links in fibre channel systems	GHIASI, ALI
<u>60742196</u>	Not Issued	159	12/02/2005	Method and system for use of intelligent E-FIFO for speed matching over twisted pair links in fibre channel systems	GHIASI, ALI
<u>60862742</u>	Not Issued	20	10/24/2006	PHYSICAL LAYER AGGREGATION	GHIASI, ALI

Inventor Search Completed: No Records to Display.

Search Another: Inventor

Last Name	First Name	
<input type="text" value="GHIASI"/>	<input type="text" value="ALI"/>	<input type="button" value="Search"/>

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	1	10/602227	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 17:23
S2	11	"10/309930" "10/445771" "10/445773" "10/602226" "10/609058" "10/623992" "10/639079" "10/778419" "11/120738" "11/474681"	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 09:42
S3	1	source near3 center\$3 near3 double near3 clock	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 09:42
S4	16	((multi\$4stage) near3 multiplex\$3) and ((PLL or (phase adj lock\$2 adj loop)) near5 clock\$3)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 10:01
S5	3	((multi\$4stage) near3 multiplex\$3) and ((forward or reverse) near2 clock\$3)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 10:01
S6	33	((multi\$4stage) near3 multiplex\$3) same clock	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 10:02
S7	15	(((multi-stage) or (multi adj stage)) near3 multiplex\$3) same clock	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 13:08
S8	30	(((multi-stage) or (multi adj stage) or multistage) near3 multiplex\$3) same clock	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 10:37
S9	78	370/541.ccls.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 13:34
S10	635	pipelin\$3 near2 multiplex\$3	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 13:05
S11	77	(pipelin\$3 near2 multiplex\$3) same (rate or speed or bit-rate or bitrate)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 13:06

EAST Search History

S12	33870	(((multi-stage) or (multi adj stage) or multiple or plurality) near3 multiplex\$3)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 13:09
S13	445	(((multi-stage) or (multi adj stage) or ((multiple or plurality) near2 stage)) near3 multiplex\$3)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 13:09
S14	140	S13.bsum.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 13:09
S15	763	hierarch\$6 near3 multiplex\$3	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 14:15
S16	383	S15.bsum.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 14:15
S17	233	S16 and "370"/\$.ccls.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 14:35
S18	209	370/539.ccls.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 15:10
S19	18	(multiple adj stage) adj multiplex\$5	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 16:11
S20	6	("4811341").URPN.	USPAT	OR	ON	2007/03/13 15:26
S21	5	("3909541" "4074074" "4504943" "4604582" "4685106").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2007/03/13 15:31
S22	4337	multiplex\$5 near5 (reverse or feedback or feed-back)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 16:11
S23	4564	multiplex\$5 near5 (reverse or feedback or feed-back or loopback)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 16:12
S24	1028	multiplex\$5 near5 ((reverse or feedback or feed-back or loopback) near2 (clock or signal))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 16:12

EAST Search History

S25	146	S24.bsum.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 17:37
S26	365	370/388.ccls.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 17:38
S27	234	370/388.ccls. and multiplex\$7	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 17:58
S28	1020	"375"/\$.ccls. and ((PLL or (phase adj lock\$2 adj loop)) same (multiplex\$3 or mux))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/13 17:59
S29	240	"375"/\$.ccls. and ((PLL or (phase adj lock\$2 adj loop)) near5 (multiplex\$3 or mux))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 09:04
S30	113	((master near2 clock) with multiplex\$3).bsum.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 09:05
S31	1	((master near2 clock) with multiplex\$3 with (revers\$3 or feedback or feed-back or (feed adj back) or loopback or (loop adj back) or loop-back)).bsum.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 09:06
S32	15	((master near2 clock) with multiplex\$3 with (revers\$3 or feedback or feed-back or (feed adj back) or loopback or (loop adj back) or loop-back))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/15 09:32
S33	10512	(multiplex\$3 with (revers\$3 or feedback or feed-back or (feed adj back) or loopback or (loop adj back) or loop-back))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 09:15
S34	2278	(multiplex\$3 with (revers\$3 or feedback or feed-back or (feed adj back) or loopback or (loop adj back) or loop-back)).bsum.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 09:35
S35	1050	(multiplex\$3 with (revers\$3 or feedback or feed-back or (feed adj back) or loopback or (loop adj back) or loop-back)).ab.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 09:16

EAST Search History

S36	20907	(multiplex\$3).ti.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 09:36
S37	125	(multiplex\$3).ti. and (multiplex\$3 near4 (feedback or reverse)). bsum.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 09:51
S38	730	(multiplex\$3 near4 (feedback or reverse)). bsum.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 10:34
S39	178	S38 and ("370"/\$.ccls. or "375"/\$. ccls.)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 10:23
S40	1	(multiplex\$3 near4 (feedback or reverse)) and 370/224.ccls.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 10:36
S41	8	(multiplex\$3 near4 (feedback or reverse)) and 370/249.ccls.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 10:48
S42	28846	(multiplex\$3 same (latch or flip-flop or (flip adj flop) or flipflop))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 10:48
S43	635	(multiplex\$3 same (latch or flip-flop or (flip adj flop) or flipflop) same (PLL or (phase adj lock\$2 adj loop)))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 10:49
S44	82	(multiplex\$3 same ((latch or flip-flop or (flip adj flop) or flipflop) near5 (PLL or (phase adj lock\$2 adj loop))))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 11:55
S45	361	(multiplex\$3 same ((latch or flip-flop or (flip adj flop) or flipflop) near5 (PLL or (phase adj lock\$2 adj loop) or multiplier)))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 11:56
S46	38	S45.bsum.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 11:56
S47	57	(multiplex\$3 same ((latch or flip-flop or (flip adj flop) or flipflop) near5 ((PLL or (phase adj lock\$2 adj loop) or multiplier) near3 clock)))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 12:51

EAST Search History

S48	829	((latch or (flip adj flop) or (flip-flop) or flipflop) near5 ((receiv\$3 or reception) near3 (clock or timing))) same multiplex\$5	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 13:54
S49	99	S48.bsum.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 13:50
S50	490	((latch or (flip adj flop) or (flip-flop) or flipflop) near5 ((receiv\$3 or reception) near3 (clock or timing) adj2 signal))) same multiplex\$5	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 13:55
S51	66347	S50 and "370"/\$.ccls. or "375"/\$.ccls.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 13:55
S52	109	S50 and ("370"/\$.ccls. or "375"/\$.ccls.)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 16:32
S53	1	"4667324".pn.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 16:38
S54	1	"3136861".pn.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/14 16:38
S56	355	(latch near3 clock) near4 multiplex\$5	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/15 09:37
S58	8	(latch near3 clock) near4 (multiplex\$5 near2 (compris\$3 or consist\$3 or includ\$3))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/15 14:14
S59	1325	ASIC same multiplex\$5 same (output or interface)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/15 14:19
S60	29	ASIC same multiplex\$5 same (output or interface) near2 (media or multimedia or multi-media))	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/15 16:36

EAST Search History

S61	3	source near2 centered near3 clock	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/15 16:58
S62	8955	(multiplex\$5 or mux) near5 (IC or chip or cmos or substrate)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/15 16:59
S63	3167	(multiplex\$5 or mux) near5 (silicon or cmos or substrate)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/15 17:01
S64	80	S63 and "370"/\$.ccls.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/15 16:59
S65	2395	(multiplex\$5 or mux) near5 (silicon or cmos or inp or sige or gan or gaas or si)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/15 17:03
S66	142	S65 and "370"/\$.ccls.	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/15 17:03
S67	77	((multiplex\$5 or mux) near5 (silicon or cmos or inp or sige or gan or gaas or si)) same (benefit or advantage)	US-PGPUB; USPAT; JPO; IBM_TDB	OR	ON	2007/03/15 17:04